Use of Magnetoresistive Random-Access Memory as Approximate Memory for
  Training Neural Networks by Locatelli, Nicolas et al.
Use of Magnetoresistive Random-Access
Memory as Approximate Memory
for Training Neural Networks
Nicolas Locatelli, Adrien F. Vincent and Damien Querlioz
Centre for Nanoscience and Nanotechnology, CNRS, Univ. Paris-Sud, 91405 Orsay, France.
Email: damien.querlioz@u-psud.fr
Abstract—Hardware neural networks that implement synap-
tic weights with embedded non-volatile memory, such as spin
torque memory (ST-MRAM), are a major lead for low energy
artificial intelligence. In this work, we propose an approximate
storage approach for their memory. We show that this strategy
grants effective control of the bit error rate by modulating the
programming pulse amplitude or duration. Accounting for the
devices variability issue, we evaluate energy savings, and show
how they translate when training a hardware neural network.
On an image recognition example, 74% of programming energy
can be saved by losing only 1% on the recognition performance.
Index Terms—Approximate computing; Spintronics; ST-
MRAMs; Approximate storage; Low energy computing.
I. INTRODUCTION
The development of systems implementing machine learn-
ing applications, typically relying on artificial neural networks,
has become a major goal of microelectronics research [1],
[2]. Interestingly, such systems, which require high amounts
of memory, demonstrate relative resilience to inaccuracies
during computation [3]. Data integrity in memories is ensured
with significant costs in energy and performance of VLSI
systems [4], [5], and these costs are exacerbated as memory
devices move to smaller dimensions, along with increasing
process variations [6], [7]. Therefore, the approximate com-
puting paradigm [4], [8]–[11], which proposes to trade off
computational accuracy for higher energy efficiency [12],
could be a lead for reducing the energy costs related to
memory in hardware artificial neural networks.
This idea takes particular meaning as many hardware
artificial neural networks propose using emerging types of
memories for implementing synaptic weights [2]. In particular,
with considerable progress made in recent years, spin torque
magnetic random access memories (ST-MRAMs) are highly
attractive, as they provide fast programming and outstanding
endurance in a compact and non-volatile memory cell, fully
embeddable at the core of CMOS [13].
In this work, we explore the unique properties of ST-
MRAMs in the framework of approximate computing, and
propose how they could be exploited in hardware neural
networks. Relying on recently developed analytical models
of the ST-MRAMs programming statistics, this work first
explores the relation between programming precision and
energy expenditure. We show using circuit simulations that the
consequences of device variability increase dramatically as the
precision requirements become stronger. We then investigate
how allowing higher error rates can provide significant energy
savings, and show based on an example that this approach
suits judiciously to data storage in the context of artificial
neural network applications.
II. STOCHASTIC PROGRAMMING OF THE MAGNETIC BIT
The magnetic tunnel junction (MTJ), the core device of
MRAM circuits, is composed of a stack of magnetic and non-
magnetic materials, implementing a fixed reference magnet
and a bi-stable storage magnet sandwiching a tunnel barrier
(Fig. 1,a). The resistance of the stack differs for the two
relative orientations of the magnets (parallel or anti-parallel),
through the tunnel magnetoresistance (TMR) effect. The sta-
bility of the memory bits is characterized by the energy barrier
∆E separating the two states. Here, ∆E = 70 kBT is chosen
to ensure one Failure In Time rate for a 64 MB array. For
this study, we choose values for MTJ parameters reminiscent
of a 32 nm node technology based on perpendicular magne-
tization anisotropy materials [14], [15]: diameter of 32 nm,
storage layer thickness of 1.3 nm, saturation magnetization
of 1.58 T/µ0, resistance-area product of 4 Ω·µm2, TMR of
150 %, and critical switching voltage of 190 mV.
The state of an MTJ can be switched by passing a current
through the stack with appropriate sign and amplitude. The
bit programming can be performed by a bidirectional driver
circuit (Fig. 1,b) applying a pulse to the device, of given
voltage amplitude Vpulse and duration Tpulse. One strong
particularity of MTJ devices is the stochastic behavior of their
programming [7], [16]–[20]. The junction has a non-100%
probability P (Vpulse, Tpulse) to switch (Fig. 1,c) when a pulse
is applied. Switching probability distributions can be described
by the gamma distribution, whose mean and skewness are
derived as a function of the programming voltage [17]. The
full dependence of the two parameters is presented in Fig. 1,d.
For the purpose of this study, complementary MATLAB and
SPICE models of the MTJ are developed, that include the full
description of the intrinsic stochastic behavior of the device
as well as extrinsic variability between devices.
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Fig. 1. (a) Magnetic tunnel junction resistance as a function of voltage, showing stochastic switching phenomenon, from Monte-Carlo simulation. (b)
Bidirectional driver circuit. (c) Illustration of the stochastic programming under application of a voltage pulse. (d) Mean switching time and skewness of the
gamma probability distribution function for switching, as a function of the programming voltage Vpulse and its ratio to critical voltage Vpulse/Vc. Inset:
Switching PDF for the case Vpulse/Vc = 2.0.
III. INTERPLAY BETWEEN PROGRAMMING PRECISION
AND ENERGY COST
In this study, we use the bidirectional driver circuit (Fig. 1,b)
to apply pulses with amplitude Vpulse = 381 mV = 2.0Vc.
Considering no variability in any device of the circuit, we
derive from our analytical model that a pulse duration value
Tpulse = 15.0 ns is requested to ensure programming with a
low bit error rate BER = 10−10. The associated single bit
programming energy is evaluated to 0.48 pJ. Starting from
this high-precision reference point, energy savings can be
obtained by increasing the programming error rate, either by
reducing the programming pulse amplitude or its duration.
The strongest energy savings are obtained by a reduction of
the pulse duration while keeping the pulse amplitude constant
and as high as possible. Moreover, a pulse duration control
strategy can easily be achieved without any modification of
the driver circuit or its supply voltage, as it simply requires
gating the programming pulse on demand when the application
tolerates lower precision storage. Fig. 2 shows the dependence
of the programming energy with the target error rate, derived
from the model of [17]. Black solid lines are obtained in
the case of a perfect MRAM circuit with no device-to-device
variability. Relaxing the BER from 10−10 to 10−4 allows for a
37 % energy reduction. Best energy savings are expected when
considering programming with even lower pulse durations, and
higher BER ? 0.01 %. We then observe a rapid decrease
of the programming energy with BER, as emphasized by
Fig. 2,b. Compared to programming with BER = 10−10,
programming with BER = 10−3 allows a 45 % energy saving,
and BER = 1 % allows a 53 % energy saving.
Device variability of both CMOS and ST-MRAMs is a
crucial issue that can directly increase the global error rate. To
account for these effects, we now simulate the driver circuit us-
ing Cadence tools, with the design kit of a 28 nm commercial
CMOS technology and our SPICE model of the MTJ devices.
Process and mismatch variability on CMOS transistors is
Fig. 2. Bit programming energy associated with targeted bit error rate,
with (red dashed line) or without (black full line) taking into account
device variability, in logarithmic (top) and linear (bottom) scales. Insets:
corresponding relative energy incrase.
considered for Monte Carlo simulations, as well as a 5 %
variability on resistance and TMR parameters, typical values
of ST-MTJ cells variability [7]. The consequence of such
variability on the programming energy is then evaluated. The
red dashed curve in Fig. 2 shows the new full dependence of
the average programming energy with the target bit error rate.
The relative energy increase is also plotted as insets. We see
that the consequent raise of the programming energy implied
by variability is exacerbated when the target bit error rate is
decreased. Ensuring that the BER = 10−10 remains unchanged
requests to raise the pulse duration up to Tpulse = 20.5 ns,
implying a programming energy increase by 36.8 %, while
only a 17.6 % increase is necessary for BER = 10−4. This is
due to switching probability becoming increasingly sensitive
to variations of the programming parameters when target BER
is high. These results again show the strong cost of high
programming precision, and the interest of finding strategies to
consider computing with reduced precision whenever possible.
IV. APPROXIMATE PROGRAMMING IN A NEURAL
NETWORK
We now consider the use of ST-MRAM in the framework of
approximate computing, taking the example of the training of
a neural network for an image recognition task. We consider
a simple two-layer formal neural network with tanh activation
function, with 784 input neurons, 300 hidden neurons, and 10
output neurons Fig. 3). The network is trained on handwritten
digit recognition task using the MNIST dataset, by updating
a number of synaptic weights along a learning procedure. We
study the case of weights coded as 16-bit fixed point numbers
stored using a ST-MRAM circuit. For each learning step, a
mini-batch of 10 images is presented to the ANN, and weight
updated following the backpropagation algorithm. Learning is
performed through five presentations of the full set of 60,000
training images. Five sets of initial weights are used to test the
reproducibility and generality of the performance results of the
neural network. For every set of parameters of the approximate
memory, we show the obtained average recognition rate, as
well as error bars presenting the range of recognition rates
obtained over the five tests.
Fig. 3. Final recognition rate of a 2-layer neural network with 16-bit synaptic
weights, as a function of their programming BER, evaluated on the MNIST
dataset. Error-bars: dispersion of the results for five different initial conditions.
In a first phase, we consider programming all the bits of the
16-bit synaptic weights with identical BER. Interestingly, in
Fig. 3, we observe that the final recognition rate of 97.2 %
remains unaffected as the BER is increased up to a large
BER = 0.1 %, and is only slightly reduced to 96.7 % for
BER = 1 %. Beyond this point, the final recognition rate falls
down, and the recognition capabilities become strongly depen-
dent on the initial conditions of the network. Programming
the weights with BER = 0.1 % or BER = 1 % represents an
energy saving of respectively 54.4 % and 62.7 % on the ST-
MRAM programming during the learning operation, compared
to quasi-deterministic programming (BER = 10−10).
While the energy saving is already substantial, the strat-
egy can be further extended, by choosing different levels
of programming precision for each bit, where the memory
would prioritize the precision of higher significance bits and
progressively increase the BER of lower significance bits. In
this second phase, we consider a simple two-stage program-
ming strategy by differentiating high significance bits (HSBs),
programmed with a BER of 1 %, and low significance bits
(LSBs), programmed with higher BER.
Fig. 4. Final recognition rate of the 2-layer neural network with 16-bit
synaptic weights, as a function of the programming BER of the LSBs, for
different numbers of LSB. The HSBs are programmed with a 1% error rate.
The results, presented in Fig. 4, show that a substantial
increase of the BER for LSBs is possible without critical con-
sequences on the final recognition rate of the ANN. As a ref-
erence, results are also given in the case of BERLSBs =100 %,
corresponding to fully random, never updated low significance
bits, showing that even a 90 % BER for the LSBs can substan-
tially increase the performance of the ANN, and discarding the
eventuality that LSBs could simply be removed, as can be done
in inference-only hardware [21]. It is noteworthy that the ANN
is resilient to BERLSBs as high as 90 % for up to 8 LSBs, 70 %
for 10 LSBs, and 10 % for 12 LSBs. In the case of 14 LSBs,
increasing the BER further that 1 % is immediately detri-
mental to the performances. Again, substantial energy savings
can be expected from this strategy. To visualize the trade-off
between programming energy and performances, and find the
best compromise between an increase of the number of LSBs
and an increase in their BER, we also transfered the results
onto a graph of the ANN final recognition rate versus the
total programming energy per synaptic weight, presented on
Fig. 5,a. This graph shows that the implementation of the two-
stage strategy, is able to bring an extra reduction of the energy
expense without affecting very significantly the performances
of the ANN. As emphasized by the high performance window
(Fig. 5,b), best performance-energy ratios are obtained for 8 to
10 LSBs. For instance, programming the synaptic weights with
BERHSBs= 1 % and BERLSBs= 50 %, while granting a 74.6 %
energy saving compared to quasi-deterministic programming,
only reduce the recognition rate of the ANN to 96.2 %, i.e.
less than 1 % reduction. Final choice should of course be made
depending on the tolerance on the final recognition rate.
Fig. 5. (a) Final recognition rate of the 2-layer neural network with 16-bit
synaptic weights, as a function of the total programming energy per synaptic
weight, for different number of LSBs. (b) Detail on the high-performance
results in (a).
V. CONCLUSION
In this work, we have studied the energy cost of strong pro-
gramming precision ST-MRAMs, and evaluated the potential
energy saving of the programming operation in the framework
of disciplined approximate computing. We highlighted that
a control of the programming pulse duration appears as the
most efficient handle to tune the programming bit error rate
while ensuring the strongest energy reduction. Consequently,
we proposed a two-fold BER programming strategy that
does not require any modification of driver circuits, allowing
the application to control which bits should be programmed
inaccurately. Finally, we showed that using this strategy could
result in considerable energy savings when training a hard-
ware neural network. Taking the simple example of character
recognition, 74 % of the ST-MRAM programing energy can
be saved while losing only 1 % of performance in terms of
image recognition. These results confirm that approximate
computing techniques can be highly attractive for machine
learning applications, and that memory can be a good place
where approximate computing is especially useful.
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